

Docket No.: 4425-343

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| | |
|--|--------------------------|
| In re Application of | : |
| | : |
| Chih-Yung CHEN <i>et al.</i> | : Confirmation No. 2606 |
| | : |
| U.S. Patent Application No. 10/765,897 | : Group Art Unit: 2188 |
| | : |
| Filed: January 29, 2004 | : Examiner: David Masdon |

For: A SYSTEM CHIP RELATED METHOD OF DATA ACCESS

MAIL STOP APPEAL BRIEF – PATENTS
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

RESPONSE TO NOTIFICATION OF NON-COMPLIANT APPEAL BRIEF

Appellant submits the enclosed replacement section SUMMARY OF CLAIMED SUBJECT MATTER in response to the Notification of Non-Compliant Appeal Brief dated December 13, 2007.

V) SUMMARY OF CLAIMED SUBJECT MATTER

For the purpose of this appeal brief only, the claimed subject matter will be explained herein below with references to the specification by page and line number, and to the drawings by reference characters.

Independent **Claim 1** is directed to a data access apparatus (20, 21, 22, FIGs. 2A and 2B), comprising:

an external memory unit (21, FIGs. 2A and 2B) for storing data, wherein the external memory unit (21) has a second time cycle (302, FIG. 3) for performing a task;¹ and

a control unit (20, FIGs. 2A and 2B) coupled with the external memory unit (21) via a memory bus (22, FIGs. 2A and 2B);²

said control unit (20) comprising:

a microprocessor unit (201A, FIGs. 2A and 2B), having a first time cycle (304, FIG. 3) to perform a microprocessor operating;³ and

a memory interface control unit (203, FIGs. 2A and 2B) for correspondingly transforming an internal data access address of an internal memory unit (202, FIGs. 2A and 2B), which is accessible only by the microprocessor unit (201A), into a data address of the external memory unit (21), thereby the microprocessor unit (201A) issuing the internal data access address could access data from the external memory unit (21) via the memory interface control unit (203);⁴

wherein

the external memory unit (21) has a data segment (210, FIG. 2B) storing flow control parameters and numerical arithmetic of the microprocessor unit (201A);⁵ and

¹ See, for example, page 4, lines 25-26, and page 6, lines 18-19.

² See, for example, page 5, lines 9-10.

³ See, for example, page 7, lines 23-24.

⁴ See, for example, page 5, lines 10-16, page 6, lines 23-26, and page 7, lines 1-2.

⁵ See, for example, page 5, lines 21-23.

when the microprocessor unit (201A) attempts to access the data segment (210) storing flow control parameters and numerical arithmetic from the external memory unit (21), an access request signal (308, FIG. 3) issued from the control unit (20) associated with the microprocessor unit (201A) against another device (204, FIGs. 2A and 2B)⁶ accessing the external memory unit (21) is directed to the external memory unit (21), and the first time cycle (304) is suspended until an acknowledge signal (312, FIG. 3) indicating that the microprocessor unit (201A) may access the data segment (210) of the external memory unit (21) is received.⁷

Independent **Claim 8** is directed to a control unit (20, FIGs. 2A and 2B) for accessing data from an external memory unit (21, FIGs. 2A and 2B), having a second time cycle (302, FIG. 3), via a memory bus (22, FIGs. 2A and 2B) in an optical-electronic system,⁸

the control unit (20) comprising:

a microprocessor unit (201A, FIGs. 2A and 2B) having a first time cycle (304, FIG. 3) to perform a microprocessor operation;⁹ and

a memory interface control unit (203, FIGs. 2A and 2B) for correspondingly transforming an internal data access address of an internal memory unit (202, FIGs. 2A and 2B), which is accessible only by the microprocessor unit (201A), into a data address of the external memory unit (21), thereby the microprocessor unit (201A) issuing the internal data access address could access data from the external memory unit (21) via the memory interface control unit (203);¹⁰

wherein

when the microprocessor unit (201A) attempts to access data from the external memory unit (21) via the memory interface, the control unit (20) is operable to send an access request signal (308, FIG. 3) to the external memory unit (21),¹¹

⁶ See, for example, page 8, lines 4-6.

⁷ See, for example, page 7, lines 11-24.

⁸ See, for example, page 5, lines 9-10, and page 6, lines 18-19.

⁹ See, for example, page 7, lines 23-24.

¹⁰ See, for example, page 5, lines 10-16, page 6, lines 23-26, and page 7, lines 1-2.

¹¹ See, for example, page 7, lines 11-14.

flow control parameters and numerical arithmetic of the microprocessor unit (201A) is stored in a data segment (210, FIG. 2B) within the external memory unit (21),¹² and

when the microprocessor unit (201A) attempts to access the data segment (210) storing flow control parameters and numerical arithmetic from the external memory unit (21), the access request signal (308) issued from the control unit (20) associated with the microprocessor unit (201A) against another device (204, FIGs. 2A and 2B)¹³ accessing the external memory unit (21) is directed to the external memory unit (21), and the first time cycle (304) is suspended until an acknowledge signal (312, FIG. 3) indicating that the microprocessor unit (201A) may access the data segment (210) of the external memory unit (21) is received.¹⁴

Independent **Claim 15** is directed to a data access method used in a control unit (20, FIGs. 2A and 2B) for accessing data in an external memory unit (21, FIGs. 2A and 2B),¹⁵

said method comprising:

correspondingly transforming an internal data access address of an internal memory unit (202, FIGs. 2A and 2B), which is accessible only by a microprocessor unit (201A, FIGs. 2A and 2B) of the control unit (20), into a data address of the external memory unit (21), thereby the microprocessor (201A) issuing the internal data access address could access data from the external memory unit (21);¹⁶

suspending (400, FIG. 4) a first time clock (304, FIG. 3) used by the microprocessor (201A) of the control unit (20) when the microprocessor (201A) sends an access request signal (308, FIG. 3) for accessing a data segment (210, FIG. 2B) in the external memory unit (21), wherein the data segment (210) stores flow control parameters and numerical arithmetic of the microprocessor unit (201A), and wherein the access request signal (308) issued from the control unit (20) associated with the

¹² See, for example, page 5, lines 21-23.

¹³ See, for example, page 8, lines 4-6.

¹⁴ See, for example, page 7, lines 11-24.

¹⁵ See, for example, page 5, lines 12-14.

¹⁶ See, for example, page 5, lines 10-16, and page 6, lines 23-26.

microprocessor unit (201A) against another device (204, FIGs. 2A and 2B)¹⁷ accessing the external memory unit (21) is directed to the external memory unit (21);¹⁸ and

reviving (406, FIG. 4) the first time clock (304) when an acknowledge signal (312, FIG. 3) indicating that the microprocessor unit (201A) may access the data segment (210) of the external memory unit (21) is received.¹⁹

To the extent necessary, a petition for an extension of time under 37 C.F.R. 1.136 is hereby made. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 07-1337 and please credit any excess fees to such deposit account.

Respectfully submitted,

LOWE HAUPTMAN HAM & BERNER, LLP

Benjamin J. Hauptman
Registration No. 29,310

1700 Diagonal Road, Suite 300
Alexandria, Virginia 22314
(703) 684-1111
(703) 518-5499 Facsimile
Date: January 11, 2008

BJH/KL/ayw

¹⁷ See, for example, page 8, lines 4-6.

¹⁸ See, for example, page 5, lines 21-23, page 7, lines 11-20, and page 9, lines 5-6.

¹⁹ See, for example, page 7, lines 20-22, and page 9, lines 9-11.